Design of Low Power Multi - mode Router for Network - on - chip in Dark Silicon Era
نویسندگان
چکیده
In this paper, we propose a multi-mode router, which supports three modes: bypass, bufferless and normal. By using the power gating technology, it can dynamically switch modes under different network loads, and effectively reduce the power consumption. Besides, in the bufferless mode, we propose an input priority judgment method and an output port allocation method to reduce the packet deflection rate. The experimental results show that compared with the basic wormhole router, the router working in the bypass mode can save nearly one hundred times power consumption with only 0.76% additional area overhead and the router working in the bufferless mode can save nearly 48.8% power consumption with 7.04% additional area overhead, that is, the proposed multi-mode router can meet the purpose of low power design and can adapt to the background of dark silicon.
منابع مشابه
Design of a Low-Latency Router Based on Virtual Output Queuing and Bypass Channels for Wireless Network-on-Chip
Wireless network-on-chip (WiNoC) is considered as a novel approach for designing future multi-core systems. In WiNoCs, wireless routers (WRs) utilize high-bandwidth wireless links to reduce the transmission delay between the long distance nodes. When the network traffic loads increase, a large number of packets will be sent into the wired and wireless links and can...
متن کاملA Review of Optical Routers in Photonic Networks-on-Chip: A Literature Survey
Due to the increasing growth of processing cores in complex computational systems, all the connection converted bottleneck for all systems. With the protection of progressing and constructing complex photonic connection on chip, optical data transmission is the best choice for replacing with electrical interconnection for the reason of gathering connection with a high bandwidth and insertion lo...
متن کاملA Reconfigurable NoC Topology for the Dark Silicon Era
Future chips are expected to feature hundreds of on-die resources, but a considerable portion of silicon area in these chips will be dark that cannot be powered and provided with required bandwidth. As a result, only a limited number of cores of future processors can be powered on simultaneously. The most promising solution to this challenge is to trade off the cheaper silicon area with energy-...
متن کاملNoC-Aware Computational Sprinting
The continuation of technology scaling leads to a utilization wall challenge [24]: to maintain a constant power envelope, the fraction of a silicon chip that can be operated at full frequency is dropping exponentially with each generation of process technology. Consequently, a large portion of silicon chips will become dark or dim silicon, i.e., either idle or significantly under-clocked. Howev...
متن کاملPower & Area Efficient Router in 2-D Mesh Network-on-Chip Using Low Power Methodology - Clock Gating Techniques
Network-on-Chip (NoC) is the interconnection platform that answers the requirements of the modern on-Chip design. Small optimizations in NoC router architecture can show a significant improvement in the overall performance of NoC based systems. Power consumption, area overhead and the entire NoC performance is influenced by the router buffers. Resource sharing for on-chip network is critical to...
متن کامل